亚博体育官网首页

India is Democratising Chip Design for a Self-Reliant Future
ECONOMY & POLICY

India is Democratising Chip Design for a Self-Reliant Future

The Government of India is spearheading a transformational shift in semiconductor chip design, ensuring that "Design in India" becomes as pivotal as "Make in India." Through strategic initiatives led by the Ministry of Electronics and Information Technology (MeitY), the nation is systematically overhauling semiconductor design across 300+ organisations, including 250 academic institutions and 65 start-ups. This initiative aims to democratise chip design, enabling innovators from every corner of the country to contribute to the semiconductor revolution.

Chips to Start-up (C2S) Programme: Empowering the Next Generation Goal: Train 85,000+ industry-ready professionals at B.Tech, M.Tech, and PhD levels in semiconductor chip design. Approach: Hands-on training in chip design, fabrication, and testing, in partnership with leading industry players. Support: Access to EDA tools, semiconductor foundries, and prototyping resources for developing ASICs, SoCs, and IP Core designs.

ChipIN Centre: India鈥檚 Largest Semiconductor Design Hub Established at C-DAC under the C2S Programme, ChipIN Centre is a state-of-the-art facility offering: Advanced chip design tools supporting nodes up to 5nm. End-to-end design, fabrication, and packaging services. A centralised platform for India鈥檚 semiconductor design community.

The Government of India is spearheading a transformational shift in semiconductor chip design, ensuring that Design in India becomes as pivotal as Make in India. Through strategic initiatives led by the Ministry of Electronics and Information Technology (MeitY), the nation is systematically overhauling semiconductor design across 300+ organisations, including 250 academic institutions and 65 start-ups. This initiative aims to democratise chip design, enabling innovators from every corner of the country to contribute to the semiconductor revolution. Chips to Start-up (C2S) Programme: Empowering the Next Generation Goal: Train 85,000+ industry-ready professionals at B.Tech, M.Tech, and PhD levels in semiconductor chip design. Approach: Hands-on training in chip design, fabrication, and testing, in partnership with leading industry players. Support: Access to EDA tools, semiconductor foundries, and prototyping resources for developing ASICs, SoCs, and IP Core designs. ChipIN Centre: India鈥檚 Largest Semiconductor Design Hub Established at C-DAC under the C2S Programme, ChipIN Centre is a state-of-the-art facility offering: Advanced chip design tools supporting nodes up to 5nm. End-to-end design, fabrication, and packaging services. A centralised platform for India鈥檚 semiconductor design community.

Next Story
Infrastructure Urban

CRCL, IIT Delhi Sign MoU to Boost Science and Ease of Business

The Central Revenues Control Laboratory (CRCL), Central Board of Indirect Taxes and Customs (CBIC), Department of Revenue, Ministry of Finance, and the Indian Institute of Technology (IIT) Delhi signed a Memorandum of Understanding (MoU) toward trade facilitation and improving the ease of doing business. This MoU collaboration aims to foster R&D, innovation, and scientific excellence at CRCL, bolstering trade facilitation and regulatory efficiency.The MoU was signed by Prof. Rangan Banerjee, Director, IIT Delhi, and Shri V. Suresh, Director, CRCL, in presence of Shri Surjit Bhujabal, Speci..

Next Story
Infrastructure Urban

CAQM Sub-Committee Activates 27-Point Plan to Improve NCR Air Quality

The daily average AQI of Delhi has been hovering marginally above 200 threshold with forecast of slight improvement since last two days. Today, Delhi鈥檚 daily average Air Quality Index (AQI) clocked 213 (鈥楶oor鈥� category), as per the daily AQI Bulletin provided by the Central Pollution Control Board (CPCB), owing to variable winds. In wake of the average/ overall air quality of Delhi recording 鈥楶oor鈥� air quality category ranging between 201-300, the CAQM Sub-Committee on GRAP met today to take stock of the current air quality scenario of Delhi-NCR. While comprehensively reviewing the a..

Next Story
Infrastructure Urban

DoT Launches Financial Fraud Risk Indicator to Boost Cybersecurity

In a major step towards combating cyber fraud and financial crime, the Department of Telecommunications (DoT) has announced sharing of 鈥淔inancial Fraud Risk Indicator (FRI)鈥� with stakeholders- an output from a multi- dimensional analytical tool developed as part of the Digital Intelligence Platform (DIP) to empower financial institutions with advance actionable intelligence for cyber fraud prevention. This will enhance cyber protection and validation checks in case of mobile numbers flagged with this tool when digital payment is proposed to be made to such numbers.What is the 鈥淔inancial ..

Advertisement

Advertisement

Subscribe to Our Newsletter

Get daily newsletters around different themes from Construction world.

STAY CONNECTED

Advertisement

Advertisement

Advertisement

Advertisement